• Print only the body of the page. Set to print background colors and images.
  • Print the whole page. Set to print background colors and images.



Title Professor
Belong to College of Engineering
Global Education Center, Career Education Program
Graduated Kyoto Univ.
Degree Ph. D
Academic Institutional Membership IEEE
Field of Study Semiconductor, LSI Design
Research, Studies
Curriculum Specialized

Books Published, Translation

My Journey with Semiconductor - Toshiba, Stanford and Samsung, 2016

Academic Papers, Critique

J. Miyamoto, M. Sato, H. Itoh, M. Tanaka, A. Kato, S. Hasegawa, Y. Suzuki, and F. Munakata, "Field Test of Dye-Sensitized Solar Cells (DSSC) by utilizing a Power Delivery CMOS Integrated Circuits", Extended Abstracts of the 2015 International Conference on Solid State Devices and Materials, Sapporo, 2015, pp530-531

J. Miyamoto, et. al., "Development of a Power Delivery IC for Wavelength Selective Solar Cells", Institutes for Molecular Science, Annual Review 2014, Joint Studies Programs B, p114

T. Himeno, H. Hazama, K. Sakui, K. Kanda, Y. Ito, J. Miyamoto, "A Quick Address Detection of an Anomalous Memory Cell for Flash EEPROM", ICMTS Tech. Digest, March 1996

J. K. Kim, K. Sakui, S. S. Lee, Y. Itoh, S. C. Kwon, K. Kanazawa, K. J. Lee, H. Nakamura, K. Y. Kim, T. Himeno, J. R. Kim, K. Kanda, T. S. Jung, K. D. Suh, K. Hashimoto, S. T. Ahn, J. Miyamoto, "120mm2 64Mb NAND Flash Memory Achieving 180ns/Byte Program Through-put VLSI Circuits", Tech. Digest, June 1996

T. Himeno, N. Matsukawa, H. Hazama, K. Sakui, N. Oshikiri, K. Masuda,K. Kanda, Y. Itoh, J. Miyamoto, "Novel Threshold Voltage Distribution Technique for Flash EEPROM Devices", IEICE,Vol. E79-C, No. 2 (1996) p145

H. Nakamura, J. Miyamoto, K. Imamiya, Y. Iwata, Y. Sugiura, H.Oodaira, "A Novel Sense Scheme with On-Chip Page Copy for Flexible Voltage NAND Flash Memories", IEICE Vol. E79-C, No. 6 (1996) p836

H. Nakamura, J. Miyamoto, K. Imamiya, Y. Iwata, "A Novel Sense Amplifier for Flexible Voltage Operation NAND Flash Memories", VLSI Circuits Tech. Digest June 1995

Page Top